

October 1996 Revised May 2003

NC7SZ38

TinyLogic® UHS 2-Input NAND Gate (Open Drain Output)

General Description

The NC7SZ38 is a single 2-Input NAND Gate with open drain output stage from Fairchild's Ultra High Speed Series of TinyLogic®. The device is fabricated with advanced CMOS technology to achieve ultra high speed with high output drive while maintaining low static power dissipation over a very broad $\rm V_{CC}$ operating range. The device is specified to operate over the 1.65V to 5.5V $\rm V_{CC}$ range. The inputs and output are high impedance when $\rm V_{CC}$ is 0V. Inputs tolerate voltages up to 6V independent of $\rm V_{CC}$ operating voltage. The open drain output stage will tolerate voltages up to 6V independent of $\rm V_{CC}$ when in the high impedance state.

Features

- Space saving SOT23 or SC70 5-lead package
- Ultra small MicroPak™ leadless package
- Open Drain output stage for OR tied applications
- \blacksquare Ultra High Speed; t_{PD} 2.4 ns Typ into 50 pF at 5V V_{CC}
- High Output Sink Drive; 24 mA at 3V V_{CC}
- Broad V_{CC} Operating Range; 1.65V to 5.5V
- \blacksquare Matches the performance of LCX when operated at 3.3V V_{CC}
- Power down high impedance inputs/output
- Overvoltage Tolerant inputs facilitate 5V to 3V translation
- Patented noise/EMI reduction circuitry implemented

Ordering Code:

Order Number	Package Number	Product Code Top Mark	Package Description	Supplied As
NC7SZ38M5X	MA05B	7Z38	5-Lead SOT23, JEDEC MO-178, 1.6mm	3k Units on Tape and Reel
NC7SZ38P5X	MAA05A	Z38	5-Lead SC70, EIAJ SC-88a, 1.25mm Wide	3k Units on Tape and Reel
NC7SZ38L6X	MAC06A	A6	6-Lead MicroPak, 1.0mm Wide	5k Units on Tape and Reel

Pin Descriptions

Pin Names	Description
A, B	Inputs
Y	Output
NC	No Connect


Function Table

$$\boldsymbol{Y} = \overline{\boldsymbol{A}\boldsymbol{B}}$$

Inp	Output				
Α	A B				
L	L	*H			
L	Н	*H			
Н	L	*H			
Н	Н	L			


$$\begin{split} H &= \text{HIGH Logic Level} & L = \text{LOW Logic} \\ ^{*}\!H &= \text{HIGH Impedance output state (Open Drain)} \end{split}$$

Logic Symbol




Connection Diagrams

Pin Assignments for SC70 and SOT23



Pad Assignment for MicroPak



 $\label{eq:total_cond} \mbox{TinyLogio} \mbox{\mathbb{B} is a registered trademark of Fairchild Semiconductor Corporation.} \\ \mbox{MicroPak}^{\mbox{\mathbb{M}}} \mbox{\mathbb{M} is a trademark of Fairchild Semiconductor Corporation.} \\$

Absolute Maximum Ratings(Note 1)

-0.5V to +6V

260°C

Supply Voltage (V_{CC}) -0.5V to +6V DC Input Voltage (V_{IN}) DC Output Voltage (V_{OUT}) -0.5V to +6VDC Input Diode Current (I_{IK})

 $@V_{IN} < -0.5V$ -50 mA @ V_{IN} > 6V +20 mA

DC Output Diode Current (I_{OK})

 $@V_{OUT} < -0.5V$ -50 mA $@V_{OUT} > 6V, V_{CC} = GND$ +20 mA DC Output Current (I_{OUT}) +50 mA DC V_{CC}/GND Current (I_{CC}/I_{GND}) ±50 mA -65°C to +150°C Storage Temperature (T_{STG}) Junction Temperature under Bias (T_J) 150°C

Junction Lead Temperature (T1);

(Soldering, 10 seconds)

Power Dissipation (PD) @ +85°C

SOT23-5 200 mW SC70-5 150 mW

Recommended Operating Conditions (Note 2)

Supply Voltage Operating (V_{CC}) 1.65V to 5.5V Supply Voltage Data Retention (V_{CC}) 1.5V to 5.5V Input Voltage (V_{IN}) 0V to 5.5V Output Voltage (V_{OUT}) 0V to 5.5V -40°C to +85°C Operating Temperature (T_A)

Input Rise and Fall Time (t_r, t_f)

 $V_{CC}=1.8V,\,2.5V\pm0.2V$ 0 ns/V to 20 ns/V $V_{CC} = 3.3V \pm 0.3V$ 0 ns/V to 10 ns/V $V_{CC} = 5.0V \pm 0.5V$ 0 ns/V to 5 ns/V

Thermal Resistance (θ_{JA})

SOT23-5 300°C/W SC70-5 425°C/W

Note 1: Absolute maximum ratings are DC values beyond which the device may be damaged or have its useful life impaired. The datasheet specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation outside datasheet specifi-

Note 2: Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

0	Bt	V _{CC}	T _A = +25°C			$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		11-21-	Conditions	
Symbol	Parameter	(V)	Min	Тур	Max	Min	Max	Units	Conditions	
V _{IH}	HIGH Level	1.65 to 1.95	0.75 V _{CC}			0.75 V _{CC}		V		
	Input Voltage	2.3 to 5.5	0.7 V _{CC}			0.7 V _{CC}		V		
V_{IL}	LOW Level	1.65 to 1.95			0.25 V _{CC}		0.25 V _{CC}	V		
	Input Voltage	2.3 to 5.5			$0.3\mathrm{V}_{\mathrm{CC}}$		0.3 V _{CC}	V		
I _{LKG}	HIGH Level	5.5			±5		±10	μА	$V_{IN} = V_{IL}$	
	Output Leakage						±10	μΛ	$V_{OUT} = V_{CC}$ or GND	
V _{OL}	LOW Level	1.65		0.0	0.1		0.1			
	Output Voltage	1.8		0.0	0.1		0.1			
		2.3		0.0	0.1		0.1	V	$V_{IN} = V_{IH}$	$I_{OL} = 100 \mu A$
		3.0		0.0	0.1		0.1			
		4.5		0.0	0.1		0.1			
		1.65		0.08	0.24		0.24			
		2.3		0.10	0.3		0.3			$I_{OL} = 8 \text{ mA}$
		3.0		0.15	0.4		0.4	V		$I_{OL} = 16 \text{ mA}$
		3.0		0.22	0.55		0.55			$I_{OL} = 24 \text{ mA}$
		4.5		0.22	0.55		0.55			$I_{OL} = 32 \text{ mA}$
I _{IN}	Input Leakage Current	5.5			±1		±10	μΑ	$V_{IN} = 5.5V, 0$	GND
I _{OFF}	Power Off Leakage Current	0.0			1		10	μΑ	V _{IN} or V _{OUT} = 5.5V	
I _{CC}	Quiescent Supply Current	5.5			2.0		20	μΑ	$V_{IN} = 5.5V, 0$	GND


AC Electrical Characteristics

Symbol	Parameter	V _{CC}		$T_A = +25^{\circ}C$		T _A = -40°	$T_A = -40^{\circ}C$ to $+85^{\circ}C$		Conditions	Figure
Symbol		(V)	Min	Тур	Max	Min	Max	Units	Conditions	Number
t _{PZL}	Propagation Delay	1.65	1.5	6.5	12.7	1.5	13.2			
		1.8	1.5	5.4	10.5	1.5	11.0		C _L = 50 pF	
		2.5 ± 0.2	0.8	3.5	7.0	0.8	7.5	ns	$RU = 500\Omega$	Figures 1, 3
		3.3 ± 0.3	0.8	2.8	5.0	0.8	5.2		$RD = 500\Omega$	1,0
		5.0 ± 0.5	0.5	2.2	4.3	0.5	4.5		$V_I = 2 \times V_{CC}$	
t _{PLZ}	Propagation Delay	1.65	1.5	5.5	12.7	1.5	13.2			
		1.8	1.5	4.6	10.5	1.5	11.0		C _L = 50 pF	l
		2.5 ± 0.2	0.8	3.0	7.0	0.8	7.5	ns	$RU = 500\Omega$	Figures 1, 3
		3.3 ± 0.3	0.8	2.1	5.0	0.8	5.2		$RD = 500\Omega$., -
		5.0 ± 0.5	0.5	1.3	4.3	0.5	4.5		$V_I = 2 \times V_{CC}$	
C _{IN}	Input Capacitance	0		4				pF		
C _{OUT}	Output Capacitance	0		5				рі		
C _{PD}	Power Dissipation	3.3		5.1				pF	(Note 3)	Figure 2
	Capacitance	5.0		7.3				PΓ	(NOIG 3)	i igule 2

Note 3: Cpp is defined as the value of the internal equivalent capacitance which is derived from dynamic operating current consumption (I_{CCD}) at no output loading and operating at 50% duty cycle. (See Figure 2.) C_{PD} is related to I_{CCD} dynamic operating current by the expression:

 $I_{CCD} = (C_{PD}) (V_{CC}) (f_{IN}) + (I_{CC} \text{ static}).$


AC Loading and Waveforms



C_L includes load and stray capacitance

Input PRR = 1.0 MHz; $t_w = 500 \text{ ns}$


FIGURE 1. AC Test Circuit



Input = AC Waveform; $t_r = t_f = 1.8 \text{ ns}$

PRR = 10 MHz; Duty Cycle = 50%


FIGURE 2. $I_{\rm CCD}$ Test Circuit



Tape and Reel Specification TAPE FORMAT for SC70 and SOT23


TALE FORWALIOLS	TALE FORMATION SOTO BING SOTES								
Package	Таре	Number	Cavity	Cover Tape					
Designator	Section	Cavities	Status	Status					
	Leader (Start End)	125 (typ)	Empty	Sealed					
M5X, P5X	Carrier	3000	Filled	Sealed					
	Trailer (Hub End)	75 (typ)	Empty	Sealed					

TAPE DIMENSIONS inches (millimeters)








SECTION A-A




				BEND RADIUS NOT TO SCALE					
Package	Tape Size	DIM A	DIM B	DIM F	DIM K _o	DIM P1	DIM W		
SC70-5	8 mm	0.093	0.096	0.138 ± 0.004	0.053 ± 0.004	0.157	0.315 ± 0.004		
		(2.35)	(2.45)	(3.5 ± 0.10)	(1.35 ± 0.10)	(4)	(8 ± 0.1)		
SOT23-5	0	0.130	0.130	0.138 ± 0.002	0.055 ± 0.004	0.157	0.315 ± 0.012		
	8 mm	(3.3)	(3.3)	(3.5 ± 0.05)	(1.4 + 0.11)	(4)	(8 ± 0.3)		







Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



Notes:

- 1. JEDEC PACKAGE REGISTRATION IS ANTICIPATED
- 2. DIMENSIONS ARE IN MILLIMETERS
- 3. DRAWING CONFORMS TO ASME Y14.5M-1994

MAC06ARevB

6-Lead MicroPak, 1.0mm Wide Package Number MAC06A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com